Biography
I’m a second-year Master’s student at the University of Alberta, advised by Prof. J. Nelson Amaral. I’m passionate about making deep learning models faster and more efficient. My research explores how memory layouts and convolution algorithms affect performance in Convolutional Neural Networks (CNNs), with the goal of smart, practical optimizations.
Education
-
M.Sc. in Computing Science, 2024 – 2026
University of Alberta
-
B.Sc. in Computer Engineering, 2020 – 2024
Shahid Beheshti University
-
Diploma in Physics & Mathematics, 2016 – 2020
Farzanegan High School (NODET)
Interests
- Compiler Design
- Cloud Computing
- High-Performance Computing
Experience
Research Assistant
Teaching Assistant
- Computer Organization and Architecture I - Fall 2025
Responsibilities include:
- Analyzing
- Modeling
- Deploying
- Monitoring & alerting
Teaching Assistant
Courses::
- Advanced Programming — Fall 2023, Spring 2023, Fall 2022, Spring 2022
- Algorithm Design — Fall 2023
- Artificial Intelligence — Spring 2023
- Electric Circuits — Spring 2023, Fall 2022
- Operating Systems — Fall 2023, Spring 2023
- Introduction to Programming — Fall 2023, Spring 2023, Fall 2022, Spring 2022
- Technical English — Fall 2022
Calculus & Advanced Physics Teacher
Shahid Dastgheyb High School (SAMPAD)
- Taught physics and calculus to high school students participating in the Physics Olympiad.
- Prepared students for national and international physics competitions, emphasizing conceptual understanding and advanced problem-solving.
Honors
- Ranked 3rd among 92 B.Sc. students in the Computer Engineering department.
- Member of Shahid Beheshti University Exceptional Talents Organization.
Projects
*
The Crossword Solver is a tool designed to assist users in solving crossword puzzles by providing category suggestions for inscriptions.
This project is an implementation of the popular mobile game “Doodle Jump” using x86 Assembly.
This project is a machine learning pipeline that predicts laptop prices based on data collected from torob.com.
Design and implementation of a multi-cycle RISC-V processor.